

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of Bryant et al.
Serial No. 09/886,823
Filed: June 21, 2001
Title: Double Gated Transistor and Method of
Fabrication

Docket: BUR920000059US1
Date: March 26, 2002
Art Unit: 2823
Examiner: Pham, Long.
Fax: 703-746-4082

Patent

#3/Election
A/ed
4/3/02


Response to Restriction Requirement

Commissioner of Patents & Trademarks
Washington, D.C. 20231

Sir:

In response to the Restriction Requirement of March 14, 2002, the applicant hereby elects Group II, Claims 25-40, for continued prosecution. This election is made without traverse and without prejudice against the filing of a divisional application based on the unelected claims.

Respectfully submitted,


Mark F. Chadurjian
Registration Number 30739
802 769-8843

IBM Intellectual Property Law 972E
1000 River Street
Essex Junction VT, 05452

CERTIFICATE OF MAILING

I hereby certify that, on the date shown below, this correspondence is being:

MAIL

deposited with the United States Postal Service
with sufficient postage as first class mail in an
envelope addressed to: Assistant Commissioner of
Patents,
Washington, DC 20231.

Date: 3/26/02

FACSIMILE

transmitted by facsimile to the Patent and
Trademark Office.

Maryann L. Lusi

Name

Maryann L. Lusi

Signature

cc: Kenneth C. Booth - Schmeiser, Olsen & Watts